Goepel and SPEA add JTAG/boundary scan functions
Goepel Electronic
SPEA 4040 Flying Probe tester/System Cascon
Goepel Electronic and SPEA have introduced additional JTAG/boundary scan functions for the SPEA 4040 Flying Probe tester in the framework of the companies' long-term OEM agreement.
The solution is based on the advanced Flying Prober Automatic Test Program Generator (ATPG) that is integrated in the JTAG/boundary scan development environment System Cascon.
For the first time, using the extended ATPG tool, the Flying Prober's bottom probes are now included in the Virtual ScanPin methodology for automatic test pattern generation.
The probes work as virtual bi-directional boundary scan pins in the frame of interconnection tests, and enable extended fault coverage, and in particular, for open faults in BGA components.
Utilising the integration of the two systems, the boundary scan software takes over the probe positioning, using the definition from the SPEA Board Export with test points on the upper and lower side of the UUT.
In addition to automatically generated tests, all probes can also be used for manual test program generation at same levels as the natural boundary scan cell.
The innovation is in the analogue measurement function, for example, the measurement of on-board voltage or measuring and evaluating unknown signal levels within a boundary scan test program.
Another feature is re-test, where a potentially faulty or intermittent test step can be re-contacted and the user can program the number of repeats.
This results in a higher quality of test as false failures are eliminated.
The enhanced IEEE Std.1149.1 tools are integrated in System Cascon from V 4.4.1b onwards, and are activated per license manager.
The features are available at no cost for OEM customers with a valid maintenance contract.
Request more information
More stories
Goepel's Variotap IPs enable testing of a new generation of femtocell chips
Goepel Electronic, a provider of JTAG/Boundary Scan products, has developed Variotap IPs for testing the new generation of femtocell chips in co-operation with Picochip.
Goepel introduces Scanflex gang tester
Goepel Electronic has launched the SFX-TAP16/G, a modular gang test system with integrated UUT power supply that allows compact and cost-efficient Gang test applications to be implemented.
Open-source project provides IEEE training
Goepel Electronic has announced the accession to the goJTAG initiative, which is the first university-driven open-source project aimed at providing a full package for a JTAG/Boundary Scan newcomer.
Goepel expands Scanflex platform by controllers
Goepel Electronic has introduced the SFX/COMBO1149-(x), said to be the first desktop compact controller within the framework of the boundary scan hardware platform Scanflex.
Software supports Multi-Chip Modules and 3D chips
Goepel Electronic has announced the availability of a new option in its recently introduced EDA software Tapchecker.
