Reference design speeds radio receiver development
National Semiconductor
IF sampling receiver reference design
National Semiconductor has announced the availability of an intermediate frequency (IF) sampling receiver reference design for multi-carrier, multi-standard wireless basestations.
The subsystem reference design kit gives radio designers the necessary technical material - reference design board, software, schematic, bill of materials (BOM) and Gerber files - to accelerate the design and development of high-performance radio receivers.
The SP16160CH1RB reference design board evaluates the IF receive signal path performance under a variety of input conditions.
When combined with a low-noise, high-linearity RF front-end and sufficient IF filtering, the reference design enables high-sensitivity receivers that exceed the stringent multi-carrier GSM requirements in both normal and blocking conditions.
Improved receiver sensitivity translates to enhanced basestation capacity and coverage, allowing service providers to reach more customers and deliver a higher quality of service.
The SP16160CH1RB delivers an IF chain receiver sensitivity of -105dBm, with a 9dB carrier-to-noise ratio in a 200kHz channel at 192MHz input IF.
With the digitally controlled variable gain amplifier (DVGA) set at a maximum gain of 22dB, the sensitivity is limited primarily by the noise contribution of the DVGA.
In the presence of a strong blocker, with the DVGA gain set at 12dB and blocker level kept at 1.6dBm input to the ADC, the SP16160CH1RB board delivers sensitivity of -86dBm.
In this blocking condition, the receiver sensitivity is determined by the ADC's high spurious-free dynamic range (SFDR).
The SP16160CH1RB operates from a single 5V supply and includes the dual-channel ADC16DV160 16-bit, 160 mega-samples per second (MSPS) pipeline ADC, dual-channel LMH6517 DVGA and LMK04031B clock jitter cleaner.
The ADC16DV160 delivers a signal-to-noise ratio (SNR) of 76.3dBFS and SFDR of 91.2dBFS at 192MHz input IF, while the LMH6517 provides a noise figure of 6dB and OIP3 of 45dBm, and the LMK04031B clock jitter cleaner offers near 150fsec of rms clock jitter.
To simplify evaluation of the SP16160CH1RB, National Semiconductor offers the Wavevision 5.1 data capture board and Wavevision 5 software, which enables data capture and analysis, as well as complete programmable configuration of the ADC16DV160 and LMH6517 via a common serial peripheral interface (SPI) bus.
Included with the SP16160CH1RB board is a PIC loader board for configuring the LMK04031B.
More stories
Reference design detects hazardous DC arc faults
National Semiconductor has introduced the Solarmagic arc-detection reference design - the first commercially available chipset to detect hazardous DC arc faults in photovoltaic (PV) systems.
National releases Powerwise reference standards
National Semiconductor has released six new Powerwise reference designs that enable design engineers to deliver products that consume less power, extend battery life and generate less heat.
ABS announces use of Lattice FPGAs in compact digital camera reference design
Lattice Semiconductor has announced that ABS has chosen the mid-range Lattice ECP3 FPGA for use in its compact digital camera reference design.
LED-driver IC offers high reliability
Power Integrations has announced DER-278, a new reference design based on it's single-stage Linkswitch-PH LED-driver IC range, which is suitable for various solid-state lighting (SSL) applications.
Voltage reference has low frequency noise download
Linear Technology has introduced the LT6654, a SOT23 series voltage reference designed specifically for precision operation from -40 to 125C.




