Tensilica releases ConnX Baseband Engine
Tensilica
ConnX Baseband Engine
Tensilica has brought out the ConnX DSP range of high-performance communications DSP (digital signal processors) IP (intellectual property) cores.
The range includes standard cores, click-box configurable options or a starting point for customised Xtensa LX DPUs (dataplane processor units) for SOC (system-on-chip) designs.
The latest addition to the range, the ConnX Baseband Engine, provides sixteen 18-bit MACs per cycle computational throughput, because of its application-specific instruction set optimised for compute-intensive LTE (long-term evolution) and 4G wireless base stations.
Tensilica plans other ConnX family members for the low-power requirements of the handset market.
Will Strauss, president of Forward Concepts, said: 'With its configurable instruction set, Tensilica has morphed its basic Xtensa RISC architecture to become a compelling DSP engine.' Jack Guedj, president and chief executive officer of Tensilica, said: 'With this family of pre-designed communications DSP cores, our customers will be able to achieve faster time-to-market on their new next-generation of communications SOCs.' There are two different types of requirements for DSPs in wireless systems.
The ConnX Baseband Engine fills the more traditional software-centric DSP requirements for base stations and for multi-mode, multi-standard terminal devices.
Tensilica's Xtensa technology can also be optimised to build more narrowly tailored, optimised functional blocks that fit into a hardware-centric design style typically found in wireless-handset implementations.
Tensilica plans several products in this area.
The ConnX range of communications DSP engines includes other functions that are in high demand for next-generation compute-intensive tasks.
The ConnX Baseband Engine joins the proven quad-MAC Vectra LX DSP option, which is now re-branded as the ConnX Vectra Engine.
The ConnX Vectra Engine has been used in many customer designs and is an integral part of the re-branded ConnX 545CK standard DSP.
The ConnX 545CK was previously known as the Diamond 545CK, which received a BDTIsimmark2000 score of 3820.
The BDTIsimmark is a summary measure of overall DSP processing speed based on BDTI's DSP Kernel Benchmarks.
The ConnX range of DSP engines includes other functions that are in high demand for next-generation compute-intensive tasks.
Tensilica can quickly leverage its customisable processor technology to develop key functions that will significantly expand its business in several market areas.
More stories
Tensilica gets DTS Broadcast and DMP certification
Tensilica has announced that it is the first audio IP (intellectual property) core supplier to be awarded DTS Broadcast and DTS DMP (Digital Media Player) certification.
Xtensa LX4 DPU for compute-intensive applications
Tensilica has introduced the Xtensa LX4 dataplan processor (DPU) for systems-on chip (SOC), which is designed to benefit any application that requires extensive data processing.
DSP IP core architecture enables SOC design
Tensilica has extended its Baseband Engine (BBE) range with the Connx BBE64-128 - the next-generation architecture for DSP IP cores for SOC (system-on-chip) design.
Tensilica provides lossless audio codec decoder
Tensilica has added the Free Lossless Audio Codec (FLAC) decoder to its library of software for its HiFi Audio DSP range of IP cores for system-on-chip design.
Tensilica provides design-flow support for DPUs
Tensilica provides out-of-the-box automated design-flow support for key technologies within Synopsys' Galaxy Implementation Platform.


