Tensilica introduces Xtensa LX3 DPU core
Tensilica
Xtensa LX3 DPU core
Tensilica has introduced the Xtensa LX3 high-performance dataplane processor (DPU) core, optimised for digital signal processing (DSP) and control in the system-on-chip (SoC) dataplane.
The Xtensa LX3 DPU offers a wide range of pre-verified DSP options, from a simple floating point accelerator to a 16 multiply accumulator (MAC) vector DSP powerhouse.
The base Xtensa LX3 DPU configuration can reach speeds of more than 1GHz in 45nm process technology (45GS), with an area of 0.037mm2 and power of 0.015mW/MHz.
When built with the new ConnX Baseband Engine DSP (ConnX BBE), the Xtensa LX3 processor delivers more than 10 Giga-MACs-per-second performance, running at 625MHz, with a footprint of 0.93mm2 (post place-and-route 45GS) and consuming 170mW (including leakage).
The Xtensa LX3 DPU has been fine-tuned with optimised scripts for the latest generation of EDA tools to deliver even better speed-power-area results than the predecessor Xtensa LX2 cores.
When comparing functionally equivalent configurations of the Xtensa LX3 DPU versus the prior-generation Xtensa LX2 DPU, the new Xtensa LX3 processor delivers a 15 per cent faster clock speed, a 20 per cent smaller die area and up to 15 per cent less power using identical process technologies and libraries.
More stories
Tensilica gets DTS Broadcast and DMP certification
Tensilica has announced that it is the first audio IP (intellectual property) core supplier to be awarded DTS Broadcast and DTS DMP (Digital Media Player) certification.
Xtensa LX4 DPU for compute-intensive applications
Tensilica has introduced the Xtensa LX4 dataplan processor (DPU) for systems-on chip (SOC), which is designed to benefit any application that requires extensive data processing.
DSP IP core architecture enables SOC design
Tensilica has extended its Baseband Engine (BBE) range with the Connx BBE64-128 - the next-generation architecture for DSP IP cores for SOC (system-on-chip) design.
Tensilica provides lossless audio codec decoder
Tensilica has added the Free Lossless Audio Codec (FLAC) decoder to its library of software for its HiFi Audio DSP range of IP cores for system-on-chip design.
Tensilica provides design-flow support for DPUs
Tensilica provides out-of-the-box automated design-flow support for key technologies within Synopsys' Galaxy Implementation Platform.
