Rambus to demonstrate XDR implementation
Rambus
XDR memory architecture
Rambus has announced the implementation of its XDR memory architecture using an ultra-low cost LQFP package, which it will demonstrate at DesignCon.
In a paper to be presented at DesignCon, Rambus will discuss the benefits of differential signalling delivering high memory bandwidth in a cost-effective package, ideal for consumer electronics such as set-top boxes and HDTVs.
To showcase the capability of its XDR memory architecture to operate at multi-gigabit data rates in an ultra-low cost package, Rambus has implemented an XDR memory controller in an LQFP package that can operate reliably at data rates of up to 3.2Gbps.
More stories
Rambus launches Mobile Memory Initiative
Rambus has announced its Mobile Memory Initiative, a development that focuses on high-bandwidth, low-power memory technologies targeted at achieving data rates of 4.3Gbps.
Data sheet: Iport PT2000-CLM IP engine available from Framos Electronics download
Available from Framos Electronics, Pleora Technologies’ Iport PT2000-CLM IP engine is designed to provide high-performance ultra-efficient connectivity between Medium Camera Link cameras and GigE links.
Data sheet: Pleora Iport PT1000-LV IP engines available from Framos Electronics download
Pleora’s Iport PT1000-LV IP engines, available from Framos Electronics, stream video and imaging data in real time over standard GigE connections between LVDS cameras and PCs using the industry-standard GigE Vision protocol.
Sercos supplies single-chip controllers for use with simple Sercos III slave devices
Sercos has released the Sercos Easyslave single-chip controller, which can be used with simple Sercos III slave devices and supports cycle times as low as 31.25usec.
Data sheet: DQ80251 intellectual property core from Digital Core Design download
The DQ80251 from Digital Core Design is a quad-pipelined intellectual property core that is said to be 56.8 times faster than the original 8051 at the same clock frequency.
