Rambus launches Mobile Memory Initiative
Rambus
Mobile Memory Initiative
Rambus has announced its Mobile Memory Initiative, a development that focuses on high-bandwidth, low-power memory technologies targeted at achieving data rates of 4.3Gbps.
With this performance, designers could realise more than 17Gbps of memory bandwidth from a single mobile DRAM device.
These technologies enable a memory architecture ideal for next-generation smartphones, netbooks, portable gaming, and portable media products.
Rambus will demonstrate a silicon test vehicle for its Mobile Memory Initiative at DesignCon 2009.
Rambus has combined its high-bandwidth expertise with power-efficient signalling technology to create key innovations for its Mobile Memory Initiative, such as very low-swing differential signalling, which combines the robust signalling qualities of a differential architecture with circuit techniques to reduce active power consumption.
Its Flexclocking architecture - a clock-forwarded and clock-distributed topology - enables high-speed operation and a simplified DRAM interface; and Advanced Power State Management - in conjunction with the Flexclocking architecture - provides fast switching times between power-saving modes and delivers optimised power efficiency across a range of usage profiles.
Rambus' Mobile Memory Initiative also incorporates key innovations such as Flexphase and Microthreading technology.
More stories
Rambus to demonstrate XDR implementation
Rambus has announced the implementation of its XDR memory architecture using an ultra-low cost LQFP package, which it will demonstrate at DesignCon.
Sercos supplies single-chip controllers for use with simple Sercos III slave devices
Sercos has released the Sercos Easyslave single-chip controller, which can be used with simple Sercos III slave devices and supports cycle times as low as 31.25usec.
Data sheet: DQ80251 intellectual property core from Digital Core Designdownload
The DQ80251 from Digital Core Design is a quad-pipelined intellectual property core that is said to be 56.8 times faster than the original 8051 at the same clock frequency.
Digital Core Design offers IP core processor designed to provide high-speed performanceweblink
Digital Core Design (DCD) has introduced the DQ80251 core processor, which, according to the company, was shown in tests to up to 56.8 times faster than the original 8051 processor at the same clock frequency.
Advantech IP gateways are designed to ensure that networks are always connected
The EKI-1321 and 1322 GPRS IP gateways from Advantech have been designed to ensure that networks are always connected.
