LSI unveils Ultramapper II system-on-chip
LSI
Ultramapper II multi-service processors
LSI has introduced the Ultramapper II, an addition to its family of multi-service processors for radio network controllers, base station controllers and customer premise equipment (CPE) applications.
The Ultramapper II system-on-chip (SoC) is intended to provide a high-performance, multi-channel bridge from network cores to metro access networks, enhance quality of service (QoS) and cut the operating costs of any-to-any networks.
Aileen Arcilla, senior analyst for semiconductors at IDC, said: 'Today's wireline and wireless networks require low-power, highly integrated solutions that will ensure high-performance transport, particularly for the anticipated increase in video traffic.' Optimum network performance is achievable only if QoS can be measured in both directions on each active channel.
Built for wireless and wireline transport applications, the Ultramapper II has the power and the intelligence to deliver concurrent, real-time QoS data to service providers across every channel in the network.
Featuring higher port density and lower power consumption than the previous generation, its capabilities include ultra-fast network error detection, fault isolation and remote repair capabilities at reduced cost per port.
Compatible with other SoCs in the Ultramapper family and scalable across the bandwidth spectrum from DS0 (64kb/s) to OC-3 (155.52Mbs), the Ultramapper II enables OEMs to leverage one design effort across their complete line of network platforms.
Standard, carrier-grade features include four lots of OC-3 protection for Advanced Telecom Computing Architecture (ATCA) applications, 12 DS3/E3/EC1 terminations, protection switching, full DS3 PMON on all 12 channels, STS3c/STM-1C capability and simplified clocking.
The Ultramapper II is expected to be available in sample quantities this quarter.
Production quantities are expected to be available in April.
LSI will showcase its wireless infrastructure solutions at the GSMA Mobile World Congress (stand AV53) in Barcelona, Spain, on 16-19 February.
More stories
LSI adds processor core and memory blocks to range
LSI has announced the addition of the multicore-capable PowerPC 476 microprocessor core and high-speed, embedded DRAM memory blocks to its portfolio of custom silicon intellectual property (IP).
LSI launches link layer processor SoC
LSI Corporation has announced its next-generation link layer processor (LLP), a new addition to the company's family of multi-service processors.
LSI launches chipset for IP connections
LSI has unveiled a system-powered, silicon data access arrangement-based foreign exchange office chipset that enables connections between IP applications and conventional analogue lines.
LSI announces echo cancellation software
LSI Corporation has announced echo cancellation software for the LSI Starpro range of multicore media processors.
Sercos supplies single-chip controllers for use with simple Sercos III slave devices
Sercos has released the Sercos Easyslave single-chip controller, which can be used with simple Sercos III slave devices and supports cycle times as low as 31.25usec.
