Imagination unveils PowerVR silicon core
Imagination Technologies
PowerVR SGX540 core
Imagination Technologies has reported that its PowerVR SGX540 core is now available in silicon.
Imagination's own evaluation silicon for SGX540, Ares, is being demonstrated at an event in Tokyo for the Japanese consumer electronics and communications industry.
PowerVR SGX540 typically delivers twice the performance of PowerVR SGX530, while consuming less than double the silicon area or power consumption.
The PowerVR SGX architecture is scalable, with IP (Intellectual Property) cores in the range targeting entry-level handsets, through smartphone and MID, navigation and DTV/STB products.
The small sizes of the IP cores and the tile-based deferred shading architecture allow chip makers to keep the clock speed of the core low and memory bandwidth very low, therefore extending battery life.
PowerVR SGX's tiled-based deferred rendering and multi-threaded Universal Scalable Shading Engine (USSETM) keep graphics processing highly efficient and on chip.
PowerVR SGX brings a unified and programmable shader environment to mobile applications, while retaining full compatibility with existing PowerVR MBX applications.
More stories
PowerVR VXD391 accelerates all web-video content
Imagination Technologies has added the PowerVR VXD391 to its video-decode IP core range.
Video encoder IP core has H.264 HP capability
Imagination Technologies has announced PowerVR VXE380, the latest member of its third-generation video encoder IP family.
Graphics processor achieves OpenGL conformance
Imagination Technologies has reported that its PowerVR SGX520 graphics processor core has achieved conformance with the Khronos OpenGL ES 2.0 standard.
Imagination adds to VXE video encoder range
Imagination Technologies has announced the availability of two IP cores in the PowerVR VXE video encoder range.
Sercos supplies single-chip controllers for use with simple Sercos III slave devices
Sercos has released the Sercos Easyslave single-chip controller, which can be used with simple Sercos III slave devices and supports cycle times as low as 31.25usec.


