Designware STAR ECC IP targets automotive sector
Synopsys
Designware STAR ECC
Synopsys has released the Designware STAR ECC (Self-Test and Repair Error Correcting Codes) IP for applications in the automotive, aerospace and high-end computing sectors.
Part of the company's Designware STAR Memory System range, the IP offers a highly automated design implementation and test diagnostic flow that helps system-on-chip (SoC) designers to quickly reduce the number of embedded memory transient errors, such as soft errors, that occur in emerging semiconductor process technologies.
The Designware STAR ECC IP is a configurable IP solution that enables designers to achieve a higher level of protection against transient errors compared with the classic ECC approach and deliver a more reliable product to the market.
This approach allows designers to select the desired level of fault tolerance and generate the corresponding logic through the Designware STAR ECC IP.
The Designware STAR ECC IP is designed to provide optimal performance of partial word writes and improved error detection/correction capability in multi-bit upsets and random bit errors.
More stories
Audio IP suits portable media players and more
Synopsys has added the Designware 96dB Hi-Fi Audio IP in the 40nm and 55nm process technologies to its portfolio of high-quality audio IP solutions for consumer electronic applications.
Controller enables DigRF implementation into ICs
Synopsys is offering the configurable Designware MIPI 4G DigRF Master Controller, which is compliant to the MIPI DigRF v4 1.00 specification and enables designers to reliably implement the standard.
Synopsys USB solution passes USB-IF certification
Synopsys has announced that its Designware Superspeed USB (USB 3.0) solution, including Controller and PHY IP, passed the USB Implementers Forum (USB-IF) Superspeed USB certification.
Synopsys releases data converter IP solutions
Synopsys has released a range of data converter IP solutions for 40nm process technologies.
TSMC adopts Synopsys's HSIM circuit simulator
Synopsys has announced that TSMC has adopted its HSIM hierarchical Fastspice circuit simulator for its sub-40nm memory intellectual-property (IP) characterisation flow.
