TSMC adopts Rubix for hardening CPU cores
Azuro
Clock concurrent optimisation capability
Azuro has announced that TSMC has adopted its Rubix clock concurrent optimisation capability for hardening of embedded CPU cores.
Rubix increases clock frequency and reduces leakage power on our hardened CPU cores, and it does this without any change in sign-off methodology.
At advanced process nodes, rising on-chip variation and rising clock latencies are causing design timing to diverge after clock tree synthesis, even if tight skews are achieved.
Clock concurrent optimisation is said to be a new approach to clock tree synthesis (CTS), which builds clocks directly to deliver the best timing and power rather than simply to deliver tight skews.
Since the clocks are also built concurrently with logic sizing and placement, efficient global trade-offs can be made between fixing timing problems with clock skew and fixing timing problems with logic sizing or placement.
More stories
Azuro Powercentric tool included in TSMC's ISF
Azuro has announced the inclusion of its Powercentric low-power clock tree synthesis tool in the second phase of TSMC's Integrated Sign-off Flow (ISF) in 65nm.
Azuro discusses Rubix tool
Azuro's Rubix tool is a middle path between conventional RTL design and the idealised but often impractical world of self-timed logic.
Powercentric times audio and TV systems
Newport Media has adopted Azuro's Powercentric product for clock implementation on all its integrated circuit (IC) designs at 65nm and below.
Azuro offers clock concurrent optimisation tool
Azuro has announced Rubix, a clock concurrent optimisation tool.
TSMC Reference Flow 9.0 uses Powercentric CTS
Taiwan Semiconductor Manufacturing Company's (TSMC) Reference Flow 9.0 has incorporated Azuro's Powercentric clock tree synthesis (CTS) system.
