Synopsys adds TDD mode to LTE Model Library
Synopsys
LTE Model Library
Synopsys has announced the availability of the Time Division Duplex (TDD) mode in its Long-Term Evolution (LTE) Model Library for physical layer system simulation.
The company said the addition of the TDD mode to the LTE Model Library enables developers of semiconductors for LTE network equipment and devices to quickly and reliably extend their designs to support this version of the 3rd Generation Partnership Project (3GPP) LTE standard.
The advantages of the 3GPP LTE standard - the latest standard in mobile network technology, include: high throughput, low latency, a simple architecture resulting in low operating costs; and support for both TDD and Frequency Division Duplex (FDD).
Synopsys' LTE library includes models of the transmitter and the physical channel as defined in the 3GPP standard as well as functional models of ideal receivers that can serve as references, providing an end-to-end simulation chain for both uplink and downlink transmission and reception.
By leveraging both FDD and TDD mode models from the LTE Model Library, designers can focus on the development of highly optimised, multi-mode modems for the entire LTE standard.
Mark Quartermain, baseband marketing manager at Xilinx, said: 'The use of behavioural models of Xilinx's baseband IP together with the Synopsys LTE Model Library allows customers to assess the performance advantages of our IP within the context of a standards-compliant system.
'Synopsys' ability to deliver an end-to-end LTE physical layer model along with high-performance simulators enables system architects to accelerate their algorithm design by relying on standard compliant reference models for the entire physical layer simulation chain,' he added.
The LTE Model Library offers ready-to-use, standard compliant test benches and simulation scripts that cover the test scenarios as defined in the LTE standard document.
Models and scripts adhere to release 8.9 of the 3GPP LTE standard and will be upgraded as the standard evolves.
In addition, the reference models in the LTE Model Library have been optimised to take advantage of the stream-driven data flow technology in Synopsys' SPW and System Studio tools, and are designed to provide a comprehensive development environment for advanced digital signal processing design.
Johannes Stahl, director of marketing for system-level design at Synopsys, said: 'The complexity of the LTE standard requires simulating more than 100 billion test vectors to check for compliance, creating quite a verification challenge.
'Our LTE models are highly optimised for simulation performance.
'Together with our advanced algorithm design tools, the LTE Model Library helps base station and handset modem designers ensure their functional design meets the LTE standard in the shortest possible time,' he added.
The TDD-enhanced LTE Model Library is available immediately for use in SPW.
Support for System Studio will follow in quarter three 2010.
Existing licensees of the LTE Model Library will receive the TDD enhancement as a regular maintenance update.
More stories
DRA decoder software for audio processors
Synopsys has announced the availability of an optimised version of the Dynamic Resolution Adaptation (DRA) decoder software for the Designware ARC Sound AS211SFX and AS221BD audio processors.
HLS enables wireless infrastructure development
The Synphony HLS provides design abstraction with architecture exploration features for design teams developing wireless infrastructure, broadcast, industrial, military and aerospace applications.
IC Compiler enables faster design for video market
Synopsys' IC Compiler 2010.03 solution enables faster design closure in networking, wireless, storage and video markets.
CPU achieves silicon success with Customsim
Synopsys has announced that Loongson Technology achieved first-pass silicon success on its 65nm, multicore, high-performance Loongson-3 CPU design using Synopsys' Customsim circuit simulator.
Synopsys expands USB 2.0 PHY IP product range
Synopsys has added the Designware USB 2.0 PicoPHY IP to its USB 2.0 PHY IP range, which has been deployed in 300 customer designs and in 50 process technologies ranging from 180nm to 32nm.


