Edxact highlights debugging tools at DAC 2010
Edxact
Debugging tools
Post-layout verification specialist Edxact is to showcase the latest enhancements of its parasitics reduction and analysis tools at the European EDAVillage at DAC 2010.
Among the highlights of the tool releases of 5.0 of Jivaro and 3.2 of Comanche are hierarchical file handling, additional features to drive the selectivity options and integrations into different graphical user interfaces in order to facilitate interactive network debugging facilities.
The Jivaro v5.0 netlist reduction tool features the ability to group parasitics by property in order to remodel them selectively.
The feature is useful for all downstream tools requiring preservation of structure and details on interconnections.
Current customers used this feature for the analysis of voltage drop, electromigration, electrostatic discharge and other simulations.
V5.0 also features enhancements on Edxact's Pathfinder algorithm, an important selectivity feature to accelerate simulation time.
Jivaro is a netlist reduction software platform that enables designers to remodel back-annotated design data in a way that enables them to speed up post-layout simulations suffering from an accrued amount of parasitics.
The software is compatible with all extraction and simulation tools.
Comanche, a parasitics analysis tool, can interactively debug parasitics-related problems based on a graphical layout view in Cadence's Virtuoso design environment, or in Springsoft's Laker design environment.
Comanche 3.2 benefits from a new toolbox that generates helpful statistics on a net-per-net basis and allows the user to compare two different extracted netlists.
Commanche, dedicated to problems related to interconnect, has been boosted by an order of magnitude for very large nets.
The tool reads netlists in standard formats (DSPF, SPEF) and analyses parasitic networks quickly and accurately.
A typical application of Comanche is the determination of the compliance with ESD design rules.
Comanche can be run in batch mode for large post-layout verification runs.
It can also be used in interactive mode.
For interactive mode, tight integrations into major design environments have been developed.
More stories
Mediatek selects Jivaro netlist reduction platform
Edxact and Mediatak have entered into a strategic relationship to deploy Edxact's netlist reduction platform for analogue circuits.
Automation Studio 4 software from B and R enables true-to-life architecture modellingweblink
B and R has introduced the Automation Studio 4 software, which features a number of automated functions, as well as true-to-life architecture modelling, version control, support for shared projects and object-oriented programming.
Software supports creation of models for complete 3D picture of Rittal productsweblink
Version 3 of Rittal’s RiCAD 3D software is claimed to support the creation of models to provide a complete 3D picture of Rittal products with the visualisation, layout and spacing of single components.
Cypress Semiconductor upgrades PSoC Creator Design Environment for PSoC 3 and PSoC 5
Cypress Semiconductor has announced that version 2.0 of its PSoC Creator Design Environment for the PSoC 3 and PSoC 5 programmable system-on-chip ranges is available for free download from the company’s website.
Online platform from Arrow enables engineers to design complete LED lighting products
Arrow Electronics has introduced an application platform that enables engineers to design complete LED lighting products in an online environment.



