Maco cores get buffer management
Lattice Semiconductor
Maco cores
Lattice Semiconductor has announced that its LatticeSCM FPGA family-based SPI4.2 Maco (masked array for cost optimisation) cores have been enhanced by adding link layer buffer management options.
These features provide designers with a programmable buffer manager capable of: up to 16 separate physical FIFOs per TX/RX direction; packet overflow and error drop; store and forward as well as cut-through operation; programmable buffer depth and thresholds; dynamic channel provisioning; programmable sequencer-based scheduler.
More stories
ABS announces use of Lattice FPGAs in compact digital camera reference design
Lattice Semiconductor has announced that ABS has chosen the mid-range Lattice ECP3 FPGA for use in its compact digital camera reference design.
IP core suitable for Broadcom-inclusive networks
Lattice Semiconductor has announced the immediate availability of the HiGig MAC IP core for its low-cost LatticeECP3 FPGA range, for interconnecting multiple devices to operate as one logical network.
Lattic develops 3G/4G remote radio head solution
Lattice Semiconductor and Affarii Technologies have announced that they have developed a complete 3G/4G-based Remote Radio Head (RRH) solution for wireless infrastructure customers.
Lattice announces FPGA device samples
Lattice Semiconductor Corporation has announced the availability of samples of the Lattice ECP3-150 FPGA.
Lattice offers Chip Scale 132 BGA packaging
Lattice Semiconductor has released automotive temperature-qualified (AEC-Q100) low-cost Chip Scale 132 ball grid array (BGA) packaging for the non-volatile LatticeXP2 FPGA family.
